



Synchronization of Active Power Filter under **Distorted Grid Conditions**

Ikram Ullah

Capital University of Science & Technology, Islamabad, Pakistan ikramullah_73@yahoo.com

ARTICLE INFO

ABSTRACT

Article history

Received 02 October 2021 Revised 11 October 2021 Accepted 12 October 2021

Keywords Harmonics mitigation;

Shunt active power filter; Synchronization

Advancement in technology has resulted in increased use of electrical energy. The trend of using energy-saving appliances is also increased considerably. Harmonic currents have been increased in power systems due to the large-scale use of nonlinear loads. Shunt Active Power Filter (SAPF) is the most widely used technique for the compensation of current harmonics. Under adverse grid conditions performance of SAPF is affected badly. In this paper, a modified synchronous reference frame theory is proposed for current reference generation by incorporating an advanced phase-locked loop technique for the estimation of frequency and phase. The proposed approach results in an accurate extraction of reference current in the presence of various grid disturbances. Matlab/Simulink environment is used for evaluating the performance. The results achieved show excellent performance of the proposed technique in terms of reducing harmonics distortion and dynamic response. The total harmonics distortion of the compensated source current is reduced to a value well within the limits of the IEEE-519 standard.

This is an open-access article under the CC-BY-SA license.



1. Introduction

Power quality improvement has become an important issue to be considered in recent times. The non-linear loads connected to the power system introduce current harmonics, thus reducing the power quality to a great extent [1]. Harmonics is considered as the major issue among various power quality problems [2][3][4]. Harmonics are generally defined as integer multiples of fundamental frequency [5][6]. Harmonics in the power system are increasing rapidly due to the large-scale use of power electronics equipment [7][8]. The negative effects of harmonics include tripping of circuit breakers, overheating of cables and transformers, failure of capacitors, increase in resistive losses or voltage stress, and power factor reduction [9][10][11]. A shunt active power filter (SAPF) is considered the best solution for the mitigation of current harmonics [12]. It has two main parts, a current reference generation, and a current injection at the point of common coupling. The block diagram of SAPF connected to a three-phase source driving a three-phase non-linear load is shown in Fig. 1.

Reference current generation is a significant part of the active power filter. It is actually equal in magnitude and opposite in phase to the harmonics current. The reference current injected at the point of common coupling will make the source current sinusoidal. Existing



techniques used for reference current generation have been sub divided into time domain and frequency domain. Time-domain techniques include Instantaneous Reactive Power Theory and Synchronous Reference Frame theory, while frequency-domain techniques consist of Discrete Fourier Transform and wavelet theory.



Fig. 1. Block diagram of SAPF

In [13], comparison of five techniques used for generating the reference, the current was presented. The performance of IRP theory, SRF theory, and UPF was not satisfactory under distorted grid conditions. The author proved that the PHC technique was very effective under all conditions. A harmonic detection scheme based on the Goertzel algorithm was proposed in [14]. The technique was effective in terms of using less computation time and fewer stored coefficients. In [15], a computationally efficient and robust technique based on discrete Fourier transform was proposed for this purpose. This technique was simulated under nonideal conditions, and its robustness and computational efficiency were verified by experimental results. In [16], two theories were compared for the generation of reference current, and it was concluded that SRF theory was more efficient in reducing harmonic distortion as compared to the p-q theory. In [17], six different techniques were evaluated for current reference generation, and the perfect harmonic compensation technique was found best among all. Three techniques, including p-q theory, SRF theory, and DFT, have been evaluated in the presence of different non-linear loads [18][19]. For balanced load, the p-q theory gives better results, but for un-balanced conditions, DFT shows better performance. In [20], self-tuning filter algorithm is implemented to get the reference current. The key benefit of this technique is its simplicity and efficiency in non-ideal voltage conditions. In [21], the instantaneous power theory was observed under the effects of supply voltage harmonics. It was concluded that in the presence of distorted supply, the compensating current contained a disturbing component due to which this method was not able to extract the reference current. Davood Yazdani in [22] proposed an adaptive notch filtering approach to generate the reference current. This method was able to extract the current harmonic components efficiently. A comparison of IRP theory and Fryze current computation technique was presented in [23]. Yacine Terrechi in [24] proposed a matrix pencil-based reference current generation technique. The author proved the effectiveness of the method having a good dynamic performance under unbalanced and distorted voltage. The voltage phase was also accurately estimated by the proposed method.

The synchronization of grid-connected power converters is one of the important issues to be solved in industrial and power applications [25]. Synchronization is the process of extracting the information about frequency and phase of the fundamental frequency positive sequence component of the grid voltage. The phase information of the grid voltage is needed to obtain the reference of the current delivered by the power electronics converter [26]. This

infers that the quality of the injected power highly depends on the accuracy of phase information.

Synchronous reference frame theory has been widely used for current reference generation. This theory uses the conventional phase-locked loop method to provide frequency and phase information for the co-ordinate transformation blocks. This approach works well under normal grid conditions, but the presence of grid disturbances affects the performance of PLL, which results in inaccurate extraction of the reference current.

A phase-locked loop is commonly used for the synchronization of grid-connected power converters [27]. Between several types of PLL, synchronous reference frame PLL (SRF-PLL) established on PI controller is perhaps the most frequently used technique due to its simple implementation and structure [28]. Many researchers have worked on SRF-PLL for the estimation of grid phase and prove its accuracy if the electric grid does not contain harmonics and is balanced. On the other hand, if the grid voltage contains harmonic components, the SRF-PLL shows an inaccurate estimation of phase [29][30][31][32][33][34][35].

In [36][37][38], moving average filter (MAF) is used in the control loop of PLL. This approach is proved to be effective under adverse grid conditions. However, the open-loop bandwidth of PLL is drastically reduced after incorporating MAF into its structure, giving rise to slower dynamic response. In [39], PLL techniques, including MAF-PLL, were compared for synchronization of the active power filter. In this case, the performance was satisfactory in filtering different orders of harmonics, but the speed of response was slow.

In order to improve the dynamic response, many techniques have been proposed by researchers. Delayed signal cancellation PLL (DSC-PLL) has been proposed in recent times [40]. In this method, the signal is canceled by adding it to its time-delayed opposite phase version [41][42]. DSC-PLL shows good capability in filtering only certain orders of harmonics. Nevertheless, in order to eliminate all orders of harmonics, five DSC blocks are necessary to be cascaded. In [43], an improved DSC-PLL including a phase lead compensator is proposed that shows good filtering capability and fast dynamic response. In [44], delayed signal cancellation is investigated for harmonic extraction under an adverse grid by adopting a generalized trigonometric function. In [45], a fractional-order sliding-mode control scheme based on a two-hidden-layer recurrent neural network (THLRNN) is proposed for a single-phase shunt active power filter. A novel switching pulse generation methodology based on adaptive fuzzy hysteresis current controlled hybrid shunt active power filter (A-F-HCC-HSAPF) is presented in [46]. In [47], a single-phase cascaded H-bridge multilevel active power filter directly accessed to the 27.5-kV traction network is proposed to eliminate the low-frequency oscillation phenomenon in the vehicle-grid system of high-speed railways. Reference [48] presents a finite set model predictive control (FS-MPC) applied to the shunt active power filters (SAPF) based on three-phase inverters connected in parallel sharing the same DC-link.

1.1. Work Methodology

The techniques used for active power filter control have been reviewed and their shortcomings have been identified. Matlab/Simulink has been used to evaluate the proposed technique and results have been evaluated by comparing the results with the already published work.

This paper contributes by presenting a modified SRF theory for reference current generation. Modification is made by using an advanced PLL instead of SRF-PLL for estimation of frequency and phase. Phase locked loop techniques have been evaluated under various grid disturbances like frequency drift, phase angle jump and presence of dc offset. The best evaluated PLL technique is applied to provide information of frequency and phase for the SRF theory. This modified theory is used to generate the reference current and SAPF is evaluated under adverse grid conditions.

This paper is organized such that section 2 describes reference current generation technique. In section 3, an overview of phase-locked loop techniques is presented. Results are given in section 4, and Section 5 concludes the paper.

2. Reference Current Generation

Reference current generation is a significant part of the active power filter. The reference current is actually equal in magnitude and opposite in phase to the harmonics current. Thus injection of this current at the PCC will result in the cancellation of harmonics current and a sinusoidal current waveform. The reference current generation techniques are generally classified as time domain and frequency domain, as shown in Fig. 2. In this paper, the d-q theory is implemented for current reference generation due to its simplicity and accuracy.



Fig. 2. Types of Reference Current Generation Techniques

2.1. Synchronous Reference Frame Theory

It is another time-domain method for the generation of the reference current. This theory is commonly used due to its simplicity and easy implementation. The real currents in the synchronous reference frame are obtained by performing co-ordinate transformation. This method also requires a PLL to estimate the frequency and phase of the grid voltage, thus synchronizing it with the ac mains voltage. This technique is also known as the d-q theory. The fundamental component is extracted by using a low-pass filter. The performance of this method is best under normal grid conditions, but the presence of grid disturbances affects the accuracy of PLL circuitry used by this theory. Thus the reference current obtained is also not accurate. This theory also requires a lot of voltage and current transducers.

Fig. 3 shows the block diagram of SRF theory. The $sin\theta$ and $cos\theta$ represent the synchronized reference signals. Four transformation blocks are used to get the reference current. Harmonics current can be obtained by doing transformation from *abc* stationary reference frame to rotating *dq* frame. Finally, the reference current is obtained by transforming back from *dq* to *abc*.



Fig. 3. Block diagram of SRF theory

The currents in $\alpha\beta\theta$ co-ordinates are obtained using (1).

$$\begin{bmatrix} i_0 \\ i_\alpha \\ i_\beta \end{bmatrix} = \sqrt{\frac{2}{3}} \begin{bmatrix} 1/\sqrt{2} & 1/\sqrt{2} & 1/\sqrt{2} \\ 1 & -1/2 & 1/2 \\ 0 & \sqrt{3}/2 & -\sqrt{3}/2 \end{bmatrix} \begin{bmatrix} i_a \\ i_b \\ i_c \end{bmatrix}$$
(1)

In this paper, a three-phase three-wire balanced system is considered. Thus the zero sequence component is ignored, as shown in (2).

$$\begin{bmatrix} i_{\alpha} \\ i_{\beta} \end{bmatrix} = \sqrt{\frac{2}{3}} \begin{bmatrix} 1 & -1/2 & 1/2 \\ 0 & \sqrt{3}/2 & -\sqrt{3}/2 \end{bmatrix} \begin{bmatrix} l_{\alpha} \\ i_{b} \\ i_{c} \end{bmatrix}$$
(2)

The d-q frame is obtained by the angle Θ with respect to the *abc* frame, and the angle is obtained using a PLL.

$$\begin{bmatrix} i_d \\ i_q \end{bmatrix} = \begin{bmatrix} \sin(\theta) & -\cos(\theta) \\ \cos(\theta) & \sin(\theta) \end{bmatrix} \begin{bmatrix} i_\alpha \\ i_\beta \end{bmatrix}$$
(3)

The current represented in dq frame contains both AC component as well as DC component as shown in (4) and (5).

$$i_d = \tilde{i_d} + \overline{i_d} \tag{4}$$

$$i_q = \tilde{i_q} + \overline{i_q} \tag{5}$$

The AC component contains a harmonic component and is eliminated by using a low pass filter so that the output of the above equation, which is the DC component is harmonic free. This harmonic free signal in dq rotating frame is converted back into abc stationary frame (i_{a^*} , i_{b^*} and i_{c^*}) by doing inverse transformation from dq to $\alpha\beta$ and then from $\alpha\beta$ to abc as shown below.

$$\begin{bmatrix} i_{\alpha} *\\ i_{\beta} * \end{bmatrix} = \begin{bmatrix} sin(\theta) & -cos(\theta)\\ cos(\theta) & sin(\theta) \end{bmatrix}^{-1} \begin{bmatrix} i_d\\ i_q \end{bmatrix}$$
(6)

$$\begin{bmatrix} i_a *\\ i_b *\\ i_c * \end{bmatrix} = \sqrt{\frac{2}{3}} \begin{bmatrix} 1 & 0\\ -1/2 & \sqrt{3}/2\\ 1/2 & -\sqrt{3}/2 \end{bmatrix} \begin{bmatrix} i_\alpha *\\ i_\beta * \end{bmatrix}$$
(7)

3. Phase-Locked Loop

In order to accurately determine the reference current, precise information of the voltage phase and frequency is required. It is easier to estimate frequency and phase under normal grid conditions, but it becomes a challenge under adverse grid conditions. For this purpose, phase-locked loop (PLL) techniques are used. Synchronous reference frame PLL (SRF-PLL) is the standard PLL used in three-phase applications, but under distorted grid conditions, it cannot perform well. In this section, an overview of a more advanced PLL technique is presented.

3.1. Cascaded Delayed Signal Cancellation PLL

This theory is very likely used for the generation of reference current in order to improve the performance of PLL in adverse grid conditions, initially delayed signal cancellation (DSC) technique is used. The positive and negative sequence components of the grid voltage are detached according to the voltage vector in a stationary ($\alpha\beta$) reference frame, and the voltage vector is delayed by a quarter of a cycle.

The CDSC technique can be applied for the estimation of frequency and phase under the effects of odd and even harmonics, triplen harmonics, and interharmonics. The basic idea of the delayed signal cancellation method is to cancel a signal by adding the signal to its time-

delayed opposite phase version of the signal. Generally, two signals of opposite phase when added, cancel each other. This method can be used to create a harmonic free input signal. Therefore, it is necessary to create a 180 degrees' phase shift through time delay in the harmonics of the input signal to cancel them. Further, adding the input signal and the timedelayed harmonics signal cancels the harmonics present in the signal, and the input signal is free from harmonics. In the process, two signals of the same magnitude are added, therefore to maintain the DC gain of the input signal, the resultant signal is divided by 2. The general expression of the single block of the DSC operator is shown in (8).

$$y(t) = \frac{1}{2} \left[x(t) + x \left(t - \frac{T}{m} \right) \right]$$
(8)

Where *m* is the delay factor, x(t) is the input, and y(t) is the output of the block. The single DSC module can eliminate parts of harmonic meanwhile do not amplify others simultaneously. The block diagram of a single DSC module operating on the voltages in $\alpha\beta$ frame is shown in Fig. 4.



Fig. 4. Single DSC Module

The DSC block can be expressed mathematically by (9).

$$v_{\alpha\beta out} = \frac{1}{2} \left[v_{\alpha\beta in}(t) + e^{\frac{j2\pi}{m}} v_{\alpha\beta in} \left(t - \frac{T}{m} \right) \right]$$
(9)

The Laplace transform of (9) results in (10).

$$v_{\alpha\beta out}(s) = \frac{1}{2} \left[1 + e^{\frac{j2\pi}{m}} e^{\frac{-T}{m}s} \right] v_{\alpha\beta in}(s)$$
(10)

Where

$$\frac{1}{2} \left[1 + e^{\frac{j2\pi}{m}} e^{\frac{-T}{m}s} \right] = \alpha \beta \text{DSC}_m(s)$$
(11)

Substituting $s = j\omega$ in (11) and applying mathematical simplifications to determine the magnitude and phase angle as shown in (12).

$$\alpha\beta \text{DSC}_m(j\omega) = \left|\cos(\frac{\omega T}{2m} - \frac{\pi}{m})\right| \ge (\frac{\omega T}{2m} - \frac{\pi}{m})$$
(12)

The frequency response of the DSC operator for m=4 and T=0.02s is shown in Fig. 5. The $\alpha\beta$ DSC₄ allows the positive sequence components to pass through and blocks the negative sequence component and reject harmonics of the order h = 4k-1 (k=1, 2, 3, ...). However, harmonics of the order h=4k+1 are not eliminated.



Fig. 5. Frequency response of DSC4 operator

The DSC operator can be cascaded to cancel a wide range of harmonics. The cascaded delayed signal cancellation (CDSC) filter is very flexible in adjusting the delay time by selecting the number of DSC blocks in series.

The k cascaded $\alpha\beta$ DSC operator with delay factors m_1 , m_2 , m_3 , ..., m_k can be approximated by

$$\alpha\beta \text{DSC}_{m_1, m_2, m_3, \dots, m_k} (s) = \prod_{i=1}^k \alpha\beta \text{DSC}_{m_i}(s)$$
(13)

In our case, single DSC module with delay factor m= 2, 4, 8, 16, and 32, respectively, are cascaded as shown in Fig. 6. The resultant operator $\alpha\beta$ DSC_{2,4,8,16,32} is described in s-domain as:

$$\alpha\beta \text{DSC}_{2,4,8,16,32}(s) = \prod_{m=2,4,8,16,32} \alpha\beta \text{DSC}_m(s)$$
(14)



Fig. 6. Cascaded Module

The CDSC-PLL control block is shown in Fig. 7, which comprises a transformation block, a delay operator, a PI controller, and an integrator. The delayed signal cancellation is applied to α - β co-ordinates of the voltage signals. After the implementation of CDSC block, the voltage signals are again transformed from α - β co-ordinates to *d*-*q* co-ordinates.



Fig. 7. Block diagram of CDSC-PLL

4. Simulation Results

In this section, simulation results are obtained by adopting CDSC-PLL for generating the synchronism signals for SRF theory used for reference current generation. SAPF has been

evaluated under various grid disturbances like frequency drift, phase angle jump, and presence of dc offset.

Two load cases are considered for simulation, and their parameters are shown in Table 1. For the first case, the RL load is connected to the source, and the resultant current waveform is shown in Fig. 8. The reference current generated using the modified SRF theory is shown in Fig. 9.



Fig. 9. Reference Current (case1)

In the second case, RLC load is used for simulation, and load current waveform is shown in Fig. 10. The reference current for RLC load is again extracted using the proposed technique and is shown in Fig. 11. Finally, the reference current generated is injected at the point of common coupling using the hysteresis current controller. Thus a sinusoidal current waveform is achieved. Shunt active power filter is investigated under different grid disturbances, and the results are shown in Table 1 and Table 2.

Load	Description	% THD before compensation
Non-linear load	3-phase Diode Rectifier	
Load 1	50 Ω, 10 mH	27.45
Load 2	50 Ω, 100 μF	30.61

Fable 1. Load parameter





Fig. 11. Reference Current (case2)

Table 2.	Summary	of results
----------	---------	------------

Tost Casa	Compensated % THD with synchronization		
Test Case	Load 1	Load 2	
Normal Grid condition	1.47	1.65	
Frequency jump of +3 Hz	1.70	1.84	
Presence of DC offset	3.13	4.84	
Phase angle jump of +10°	2.92	2.97	

5. Conclusion

In this paper, the shunt active power filter has been evaluated under distorted grid conditions. The importance of synchronization feature for active power filter under such conditions has been realized. In order to get superior performance under adverse grid conditions, a modified synchronous reference frame theory for reference current generation is being proposed. Modification is made by using cascaded delayed signal cancellation PLL for getting the synchronism signals instead of the conventional PLL technique. The proposed approach has been verified for good performance under the effects of frequency drift, phase angle jump, and dc offset. The robustness of the active power filter is also increased with the proposed control strategy.

Funding: No funding

Conflict of Interest: I being the corresponding author, states that there is no conflict of interest.

References

- [1] V. Khadkikar, "Enhancing electric power quality using upqc: A comprehensive overview," *IEEE transactions on Power Electronics*, vol. 27, no. 5, pp. 2284–2297, 2011. https://doi.org/10.1109/TPEL.2011.2172001
- [2] S. Khan, B. Singh, and P. Makhija, "A review on power quality problems and its improvement techniques," in 2017 Innovations in Power and Advanced Computing Technologies (i-PACT). https://doi.org/10.1109/IPACT.2017.8244882
- [3] X. Liang, "Emerging power quality challenges due to integration of renewable energy sources," *IEEE Transactions on Industry Applications*, vol. 53, no. 2, pp. 855–866, 2016. https://doi.org/10.1109/TIA.2016.2626253
- [4] P. Esslinger and R. Witzmann, "Improving grid transmission capacity and voltage quality in low-voltage grids with a high proportion of distributed power plants," *Energy Procedia*, vol. 12, pp. 294–302, 2011. https://doi.org/10.1016/j.egypro.2011.10.040
- [5] P. Pejovic, Three-phase diode rectifiers with low harmonics: current injection methods. Springer Science & Business Media, 2007. https://doi.org/10.1007/978-0-387-32936-9
- [6] P. Salmeron and S. P. Litran, "Improvement of the electric power quality using series active and shunt passive filters," *IEEE transactions on power delivery*, vol. 25, no. 2, pp. 1058–1067, 2009. https://doi.org/10.1109/TPWRD.2009.2034902
- [7] W. M. Grady and S. Santoso, "Understanding power system harmonics," *IEEE Power Engineering Review*, vol. 21, no. 11, pp. 8–11, 2001. https://doi.org/10.1109/MPER.2001.961997
- [8] C. K. Duffey and R. P. Stratford, "Update of harmonic standard IEEE-519: IEEE recommended practices and requirements for harmonic control in electric power systems," in *IEEE Transactions* on *Industry Applications*, vol. 25, no. 6, pp. 1025-1034, Nov.-Dec. 1989. https://doi.org/10.1109/28.44238
- [9] R. Panigrahi, B. Subudhi, and P. C. Panda, "A robust LQG servo control strategy of shunt-active power filter for power quality enhancement," *IEEE Transactions on Power Electronics*, vol. 31, no. 4, pp. 2860-2869, 2016. https://doi.org/10.1109/TPEL.2015.2456155
- [10] A. M. Mohammed, "Analysis and simulation of shunt active power filter for harmonic cancellation of nonlinear loads," *Engineering and Technology Journal*, vol. 28, no. 16, pp. 5188–5199, 2010. https://www.iasj.net/iasj/article/34519
- [11] X. Liang and C. Andalib-Bin-Karim, "Harmonics and mitigation techniques through advanced control in grid-connected renewable energy sources: A review," *IEEE Transactions on Industry Applications*, vol. 54, no. 4, pp. 3100–3111, 2018. https://doi.org/10.1109/TIA.2018.2823680
- [12] J. He, Y. W. Li, F. Blaabjerg, and X. Wang, "Active harmonic filtering using current-controlled, gridconnected dg units with closed-loop power control," *IEEE Transactions on Power Electronics*, vol. 29, no. 2, pp. 642–653, 2013. https://doi.org/10.1109/TPEL.2013.2255895
- [13] M. I. M. Montero, E. R. Cadaval, and F. B. Gonzalez, "Comparison of control strategies for shunt active power filters in three-phase four-wire systems," *IEEE transactions on power electronics*, vol. 22, no. 1, pp. 229–236, 2007. https://doi.org/10.1109/TPEL.2006.886616
- [14] S. A. Gonzalez, R. Garcia-Retegui, and M. Benedetti, "Harmonic computation technique suitable for active power filters," *IEEE Transactions on Industrial Electronics*, vol. 54, no. 5, pp. 2791–2796, 2007. https://doi.org/10.1109/TIE.2007.894789
- [15] K. Borisov, H. Ginn III, and G. Chen, "A computationally efficient rdft based reference signal generator for active compensators," *IEEE Transactions on Power Delivery*, vol. 24, no. 4, pp. 2396– 2404, 2009. https://doi.org/10.1109/TPWRD.2009.2016825
- [16] S. U. Bhople and S. K. Rayarao, "Comparison of various reference current generation techniques for performance analysis of shunt active power filter using matlab simulation," *International Journal of Current Engineering and Technology*, vol. 6, no. 2, pp. 606–611, 2016. https://inpressco.com/wp-content/uploads/2016/04/Paper39606-611.pdf
- [17] S. Wamane, J. Baviskar, and S. Wagh, "A comparative study on compensating current generation algorithms for shunt active filter under non-linear load conditions," *International Journal of*

Scientific and Research Publications, vol. 3, no. 6, pp. 1–6, 2013. https://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.415.4002&rep=rep1&type=pdf

- [18] S. Karvekar and A. Kumbhojkar, "Comparison of different methods of reference current generation for shunt active power filter under balanced and unbalanced load conditions," in 2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT), IEEE, 2013, pp. 430–434. https://doi.org/10.1109/ICCPCT.2013.6528827
- [19] M. A. Ikramullah and A. Rehman, "Comparison of reference current generation techniques for shunt active power filter," in 2018 5th International Conference on Electrical and Electronic Engineering (ICEEE), IEEE, 2018, pp. 62–66. https://doi.org/10.1109/ICEEE2.2018.8391302
- [20] S. Biricik, S. Redif, Ö. C. Özerdem, S. K. Khadem, and M. Basu, "Real-time control of shunt active power filter under distorted grid voltage and unbalanced load condition using self-tuning filter," *IET Power Electronics*, vol. 7, no. 7, pp. 1895–1905, 2014. https://doi.org/10.1049/ietpel.2013.0924
- [21] L. S. Czarnecki, "Effect of supply voltage harmonics on irp-based switching compensator control," *IEEE Transactions on Power Electronics*, vol. 24, no. 2, pp. 483–488, 2009. https://doi.org/10.1109/TPEL.2008.2009175
- [22] D. Yazdani, A. Bakhshai, G. Joos, and M. Mojiri, "A real-time extraction of harmonic and reactive current in a nonlinear load for grid-connected converters," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 6, pp. 2185–2189, 2009. https://doi.org/10.1109/TIE.2009.2017100
- [23] S. K. Chauhan, M. C. Shah, R. R. Tiwari, and P. Tekwani, "Analysis, design and digital implementation of a shunt active power filter with different schemes of reference current generation," *IET Power Electronics*, vol. 7, no. 3, pp. 627–639, 2013. https://doi.org/10.1049/ietpel.2013.0113
- [24] Y. Terriche, S. Golestan, J. M. Guerrero, D. Kerdoune, and J. C. Vasquez, "Matrix pencil methodbased reference current generation for shunt active power filters," *IET Power Electronics*, vol. 11, no. 4, pp. 772–780, 2017. https://doi.org/10.1049/iet-pel.2017.0351
- [25] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, "Overview of control and grid synchronization for distributed power generation systems," *IEEE Transactions on industrial electronics*, vol. 53, no. 5, pp. 1398–1409, 2006. https://doi.org/10.1109/TIE.2006.881997
- [26] C. Lascu, L. Asiminoaei, I. Boldea, and F. Blaabjerg, "Frequency response analysis of current controllers for selective harmonic compensation in active power filters," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 2, pp. 337–347, 2008. https://doi.org/10.1109/TIE.2008.2006953
- [27] S. Golestan, J. M. Guerrero, and J. C. Vasquez, "Three-phase plls: A review of recent advances," *IEEE Transactions on Power Electronics*, vol. 32, no. 3, pp. 1894–1907, 2016. https://doi.org/10.1109/TPEL.2016.2565642
- [28] R. M. Santos Filho, P. F. Seixas, P. C. Cortizo, L. A. Torres, and A. F. Souza, "Comparison of three single-phase pll algorithms for ups applications," *IEEE Transactions on Industrial Electronics*, vol. 55, no. 8, pp. 2923–2932, 2008. https://doi.org/10.1109/TIE.2008.924205
- [29] F. Hans, W. Schumacher, and L. Harnefors, "Small-signal modeling of three phase synchronous reference frame phase-locked loops," *IEEE Transactions on Power Electronics*, vol. 33, no. 7, pp. 5556–5560, 2017. https://doi.org/10.1109/TPEL.2017.2783189
- [30] S. Golestan, M. Monfared, and F. D. Freijedo, "Design-oriented study of advanced synchronous reference frame phase-locked loops," *IEEE Transactions on Power Electronics*, vol. 28, no. 2, pp. 765–778, 2012. https://doi.org/10.1109/TPEL.2012.2204276
- [31] A. Kulkarni and V. John, "Design of synchronous reference frame phase locked loop with the presence of dc offsets in the input voltage," *IET Power Electronics*, vol. 8, no. 12, pp. 2435–2443, 2015. https://doi.org/10.1049/iet-pel.2014.0878
- [32] F. Gonzalez-Espin, E. Figueres, and G. Garcera, "An adaptive synchronous reference-frame phaselocked loop for power quality improvement in a polluted utility grid," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 6, pp. 2718–2731, June 2012. https://doi.org/10.1109/TIE.2011.2166236

- [33] N. Hui, D. Wang, and Y. Li, "A novel hybrid filter-based pll to eliminate effect of input harmonics and dc offset," *IEEE Access*, vol. 6, pp. 19 762– 19 773, 2018. https://doi.org/10.1109/ACCESS.2018.2821704
- [34] F. D. Freijedo, J. Doval-Gandoy, O. Lopez, and E. Acha, "Tuning of phase locked loops for power converters under distorted utility conditions," *IEEE Transactions on Industry Applications*, vol. 45, no. 6, pp. 2039–2047, 2009. https://doi.org/10.1109/TIA.2009.2031790
- [35] Y. Li, J. Yang, H. Wang, W. Ge, and Y. Ma, "A hybrid filtering technique based pll targeting fast and robust tracking performance under distorted grid conditions," *Energies*, vol. 11, no. 4, p. 973, 2018. https://doi.org/10.3390/en11040973
- [36] L. Wang, Q. Jiang, L. Hong, C. Zhang, and Y. Wei, "A novel phase-locked loop based on frequency detector and initial phase angle detector," *IEEE Transactions on Power Electronics*, vol. 28, no. 10, pp. 4538–4549, 2012. https://doi.org/10.1109/TPEL.2012.2236848
- [37] I. Carugati, S. Maestri, P. G. Donato, D. Carrica, and M. Benedetti, "Variable sampling period filter pll for distorted three-phase systems," *IEEE Transactions on Power Electronics*, vol. 27, no. 1, pp. 321–330, 2011. https://doi.org/10.1109/TPEL.2011.2149542
- [38] S. Golestan, M. Ramezani, J. M. Guerrero, F. D. Freijedo, and M. Monfared, "Moving average filter based phase-locked loops: Performance analysis and design guidelines," *IEEE Transactions on Power Electronics*, vol. 29, no. 6, pp. 2750–2763, 2013. https://doi.org/10.1109/TPEL.2013.2273461
- [39] Y. Terriche, J. M. Guerrero, and J. C. Vasquez, "Performance improvement of shunt active power filter based on non-linear least-square approach," *Electric Power Systems Research*, vol. 160, pp. 44–55, 2018. https://doi.org/10.1016/j.epsr.2018.02.004
- [40] J. Roldan-Perez, A. Garcia-Cerrada, M. Ochoa-Gimenez, and J. L. ZamoraMacho, "Delayed-signalcancellation-based sag detector for a dynamic voltage restorer in distorted grids," *IEEE Transactions on Sustainable Energy*, 2018. https://doi.org/10.1109/TSTE.2018.2877505
- [41] Ikramullah and M. Ashraf, "Comparison of synchronization techniques under distorted grid conditions," *IEEE Access*, vol. 7, pp. 101 345–101 354, 2019. https://doi.org/10.1109/ACCESS.2019.2930530
- [42] S. Golestan, F. D. Freijedo, A. Vidal, A. G. Yepes, J. M. Guerrero, and J. Doval-Gandoy, "An efficient implementation of generalized delayed signal cancellation pll," *IEEE Transactions on Power Electronics*, vol. 31, no. 2, pp. 1085–1094, 2015. https://doi.org/10.1109/TPEL.2015.2420656
- [43] M. Xie, H. Wen, C. Zhu, and Y. Yang, "A method to improve the transient response of dq-frame cascaded delayed-signal-cancellation pll," *Electric Power Systems Research*, vol. 155, pp. 121–130, 2018. https://doi.org/10.1016/j.epsr.2017.10.004
- [44] M. Chen, L. Peng, B. Wang, and W. Wu, "Accurate and fast harmonic detection based on the generalized trigonometric function delayed signal cancellation," *IEEE Access*, vol. 7, pp. 3438– 3447, 2019. https://doi.org/10.1109/ACCESS.2018.2886174
- [45] Fei, Juntao, Huan Wang, and Yunmei Fang. "Novel neural network fractional-order sliding-mode control with application to active power filter," *IEEE Transactions on Systems, Man, and Cybernetics: Systems*, 2021. https://doi.org/10.1109/TSMC.2021.3071360
- [46] A. K. Mishra, P. K. Ray, R. K. Mallick, A. Mohanty and S. R. Das, "Adaptive fuzzy controlled hybrid shunt active power filter for power quality enhancement," *Neural Computing and Applications*, vol. 33, pp. 1435-1452, 2021. https://doi.org/10.1007/s00521-020-05027-x
- [47] S. Wu and Z. Liu, "Low-Frequency Stability Analysis of Vehicle-Grid System with Active Power Filter Based on dq-Frame Impedance," *IEEE Transactions on Power Electronics*, vol. 36, no. 8, pp. 9027-9040, 2021. https://doi.org/10.1109/TPEL.2021.3049145
- [48] L. L. Desouza, N. Rocha, D. A. Fernandes, R. P. R. De Sousa, and C. B. Jacobina, "Grid Harmonic Current Correction Based on Parallel Three-Phase Shunt Active Power Filter," *IEEE Transactions* on Power Electronics, 2021. https://doi.org/10.1109/TPEL.2021.3107399